ABSTRACT. FDSOI technologies are very promising candidates for future CMOS circuits as they feature low variability, improved short channel effect and good transport characteristics. In this paper, we review the main electrical techniques and methodologies used to characterize the important MOS device parameters. First, the capacitance-voltage measurements are considered for the vertical stack characterization of FDSOI structures with HK/MG gate, ultra thin film channel, thin box oxide and back plane substrate. Then, the MOSFET parameter extraction methods are illustrated, as well as the transport and mobility assessment using various techniques (I-V, magneto-transport). Finally, the methodology to study the local variability of the electrical characteristics is also discussed.
Introduction
Fully Depleted (FD) Silicon on Insulator (SOI) technologies are interesting alternatives for future sub 28nm CMOS generations. In fact, the use of ultra thin body and buried oxide thickness (UTBB) enables better scalability, with nearly ideal subthreshold slope and low drain-induced barrier lowering (DIBL) to be achieved. Furthermore, midgap/high-k metal gate stack with low doped SOI film allows huge improvement in local variability with regard to bulk technology [FEN 07, WEB 08, SUG 08]. In this situation, precise characterization and parameter extraction methodologies are compulsory for accurate technology qualification and device modeling purpose.
For that reason, in this paper, we present the main electrical techniques and methods related to the electrical characterization of the MOSFET parameters such as vertical stack, transport parameters and local variability in advanced FDSOI CMOS devices.
FDSOI stack Capacitance extraction
In bulk technologies, the MOS structure is usually studied by measuring the capacitance vs gate voltage curves from depletion to accumulation region, enabling to determine the flat band voltage, the channel doping and the gate oxide thickness using the so-called Maserjian function [MAS 74, GHI 00]. This is no longer possible in FDSOI devices where full depletion takes place and where the accumulation regime cannot be generated as in bulk devices. where C ox is the front gate oxide capacitance, Q i the inversion charge and b=q/(nkT), kT/q being the thermal voltage and n is an ideality factor. It should be noted that the validity of this capacitance model indicates that the inversion charge dependence with gate voltage follows a Lambert W function as Q i (V g As shown in Fig. 2 , the derivative of C gc (V g ) can be employed for the determination of the threshold voltages, V tn and V tp , for N and P channels from the peak locations vs V g (Here, V tn =0.4V and V tp =-0.7V). It should be noted that a very good agreement between the experimental data (symbols) and the modeling results (lines) can be obtained using Eq. [1]. Especially, the difference between V tn and V tp is well described by the model of Eq. 
where n i is the intrinsic carrier density, Q ith =C ox /(2b) and  si the silicon permittivity. The mid position between V tn and V tp peaks is mostly a function of the front flat band voltage V fb,f and is given by [BEN 13 
[3]
where Q d =q.N a .t si with N a being the channel doping concentration and t si the Si film thickness. It should be stressed that this term is negligible in low doped channels. In scaled FDSOI technologies, the usage of ultra thin BOX down to 15-30nm permits full split C-V measurements to be realized [SHI 14] . Consequently, the gate-to-bulk capacitance C gb can be measured as a function of the front gate voltage as shown in Fig. 3 . As it is found in bulk devices, C gb is also cancelling out when the channel passes into strong inversion [SHI 14] . If the silicon substrate doping concentration under the BOX is suitably large (>10   18   cm   -3 ), the maximum values of C gb for zero back bias, C b , corresponds to the series association of the gate and substrate capacitances given by
. The maximum plateau value diminishes when the substrate passes into depletion with forward back biasing since the silicon substrate is here of N type. Conversely, the silicon substrate of P type would be depleted with reverse back bias. As also displayed in Fig. 3 , it is also worth mentioning that the TCAD simulation of C gb can also be well calibrated with the experimental data. Since the forward back biasing enables to control the space charge width in the silicon substrate or ground (back) plane (GP/BP), like in a bulk structure, it can be employed to modulate the depletion charge at the GP/BOX interface, so that the standard C-V technique for V fb and doping level extraction can be conducted [GHI 00]. Figure 4 shows the variation of 1/C gb of V b when the GP is evolving from depletion to accumulation regime. In depletion regime, the slope and intercept with 1/C b 2 ordinate enables respectively to obtain the GP doping concentration and flat band voltage V fb of the back gate based on Eq.
where N d is the N-type doping concentration in the silicon substrate or GP. As can be seen from Eq.
[1] and reported in Fig. 5 , the variations of Q i /C gc as a function of Q i well follow straight lines and by turn can be used to extract the oxide capacitance from the slope. In this case, C ox is extracted for two technological flavors, namely GO1 and GO2, of the gate oxide and therefore furnishes the corresponding EOT's after correction of the dark space thickness [MOH 15]. It should also be mentioned that a better determination of the BOX thickness without any extra fitting can be conducted by directly measuring the back gate-to-channel capacitance characteristic C bc (V b ) as exemplified in Fig. 6 [MOH 15 ]. For this case, it should be emphasized that both front and back gate oxide flavors GO1 and GO2 provide in a consistent way the same maximum capacitance equal to C box . It should also be noted that no dark space correction is necessary to obtain the buried oxide EOT since the BOX is sufficiently thick (in this case around 21nm). It should be mentioned that a new experimental methodology based on the exploitation of the C bg (V gb ) characteristics has been developed [MOH 18 ]. An example of such characteristics is shown in 
MOSFET parameter extraction
The precise extraction of MOSFET parameters is critical for better understanding the device operation and technology optimization, especially for ultra-scaled devices. Several methodologies have been developed for MOSFET parameter extraction but they are mostly restricted to the strong inversion region and further consider that the inversion charge depends linearly on gate voltage overdrive [KRU 87, GHI 88, TAU 92, KAT 97, ORT 02, TAN 05, FLA 10]. Since the supply voltage V dd is strongly reduced with device scaling, the strong inversion approximation is becoming less and less accurate and limits the extraction to a small gate voltage range, while losing information from around threshold to sub threshold region. This is the reason why, new extraction procedure based on the Lambert W (LW) function, enabling the extraction of MOSFET parameters over the whole gate voltage range from 0 to V dd , has been developed, allowing to fully take advantage of the transition from weak to strong inversion region [KAR 15]. As already mentioned in section 2, the Lambert W function is well adapted to describe the C gc (V g ) characteristics and, by turn, the Q i (V g ) curves as shown in Fig. 8 
where n is the ideality factor controlling the subthreshold slope. In linear operation, the drain current I d of the transistor is given by:
where μ eff is the effective mobility and V d is the drain voltage. Moreover, using the standard degradation of the effective mobility law in strong inversion, μ eff can be expressed as function of the inversion charge as:
allowing the drain current to be equated to,
where µ 0 is the low field mobility and  1 ,  2 are the first and second order mobility attenuation coefficients, respectively. It should be recalled that  1 = 10 +R sd ꞏG m , with G m =(W/L)ꞏµ 0 ꞏC ox and R sd being the source-drain series resistance [KAR 15].
As
gate lengths (L = 18 nm to 5 µm) as illustrated in Fig. 9 . As can be seen, a very good agreement between experimental and modelled results has been achieved with a mean error of 6.5% for all gate lengths and V g values. The major MOSFET parameters, extracted using this full gate voltage range methodology, are displayed as a function of gate length in Fig. 10 . For the sake of comparison, are also reported the MOSFET parameters obtained using the Y-function method, Y(V g )=I d /g m , which is limited to strong inversion region [GHI 88 ]. In all cases, the increase of short channel effect below L=30-40nm should be noted. As is usual [GHI 88], the access resistance R sd can be determined from the slope of the linear variation of  1 with G m (Fig. 10) . In this case, we found R sd = 840 .µm in n-MOS devices in good agreement with the values extracted from the standard Y-function method.
It should be underlined that the advantage of this full range parameter extraction methodology is that it can be employed with lower supply voltage. Indeed, it can be demonstrated that the MOSFET parameters can still be reliably determined down to Vg values getting close to gate voltage where the transconductance passes through a maximum, in this case, down to 0.4-0.5 V as illustrated in Fig. 11 .
Figure 11. Variation of the ideality factor n (a), threshold voltage Vt (b), low-field mobility µ 0 (c) and first order attenuation factor  1 (d) with the gate length for various gate voltage ranges for nMOS FDSOI devices. After [KAR 17].
As an alternative to the above-mentioned Lambert function method, a new Y-function based extraction methodology applicable from weak to strong inversion and not limited to above or near threshold region has been developed for MOSFET parameter extraction under low voltage operation [HEN 16 ]. However, contrary to Lambert W function, it cannot be also used as a compact model for the MOSFET. First, it has been shown that the inversion charge Qi(Vg) and the inversion capacitance Cgc(Vg) characteristics could be described analytically as a function of the Y-function from weak to strong inversion region. Thus, the drain current could be related to the Y-function as [HEN 16 ],
where =G m .Vd is the gain factor. Consequently, Eq. 
Transport parameters
The carrier mobility is a key parameter determining the MOS device operation. Several techniques can be used to measure or extract the effective mobility in MOSFETs such as from I d (V g ) curves using The low field mobility µ 0 extracted from Y-function can be investigated as a function of temperature (T) and channel length in order to identify the main scattering mechanisms in the MOS device channel. Figure 14 gives an example of µ 0 (T) variations obtained in 14nm FDSOI nMOS devices [SHI 15a], illustrating the huge evolution of the scattering mechanisms with channel length. Indeed, in long channels, µ 0 varies typically as T -1 , meaning that phonon scattering dominates, whereas in short channels, µ 0 is lower in amplitude and nearly independent of temperature, meaning that neutral defect scattering prevails [SHI 15a]. 
Figure 14. Experimental (symbols) and modeled (lines) variation of low field mobility µ0 with temperature as obtained on nMOS devices with various gate lengths. After [SHI 15a].
In order to get a quantitative picture of the scattering behaviour with temperature, the mobility can be described by the empirical model [SHI 15a]:
which is based on Mathiessen's rule and composed with different scattering mechanisms such as phonon, Coulomb and neutral defect scattering (μ ph , μ C and μ nd , respectively). This mobility empirical model enables a satisfactory fitting of the µ 0 (T) curves (Fig. 14) and, by turn, allows to extract the variations of the different scattering mechanisms with channel length for room temperature as illustrated in Fig. 15 . As can be seen from this figure, both the phonon and Coulomb scattering mobility components are found to be independent of gate length, whereas the neutral scattering mobility µ nd is clearly increasing with gate length. This behavior for µ nd can be well interpreted by an exponential profile of process-induced neutral defects close to source-drain ends and featuring a critical distance of 10nm and a maximum concentration of about 8×10 [SHI 15a]. Note also that the neutral mobility component is independent of the gate oxide thickness (GO1 and GO2), indicating that the neutral defects are located in the channel and not in the gate dielectric, emphasizing the consistency of the interpretation [SHI 15a].
The effective mobility can also be measured by the geometric magnetoresistance effect, which results from the modulation of the local carrier velocity by the Lorentz force. Therefore, after application of a high enough magnetic field B perpendicular to the gate, the channel resistance R ch in a large transistor (W>5-6L) is increased by the amount R ch /R ch =µ MR Interestingly, the magnetoresistance effect can be measured not only in linear region but also as a function of drain voltage V d up to saturation region as illustrated in Fig. 17 [SHI 15b ]. This means that it is possible to extract the MR mobility versus drain voltage and, by turn, to plot the variation of µ MR with gate voltage for various drain voltages V d from linear to saturation region as shown in Fig. 18 . It should also be noted that these MR mobility data have been very well interpreted and fitted by a semianalytical model of drain current relying on Lambert W function. In this context, based on the gradual channel approximation, the drain current is obtained by integration along the channel of the local conductance including MR effect with an inversion charge law given by Eq.
[5] and allowing to reproduce the µ MR variations with both gate and drain voltages, as shown by the dashed lines in Fig. 18  [SHI 15b] . 
Mismatch or Local variability
Device variability is a serious concern for the scaling down of CMOS technologies. It is well known for many years that the threshold voltage V t and the current gain factor  local mismatch are the main sources of local variability in MOS transistors [ 
where G d is the channel conductance and =WC ox µ 0 V d /L is the gain factor. According to this model, it should be noted that the Y-function variability is dominated by the V t mismatch below threshold and then decreases to a plateau limited by the  mismatch at strong inversion. This behavior is similar for the drain current variability except that there is an additional contribution of R sd mismatch above threshold, which tends to prevail for large W/L ratios [IOA 15, IOA 16]. The corresponding area normalized matching parameters defined as iA Vt =(Vt).W.L and iA / =(/). ).W.L are given in Fig. 22 for various geometries and FDSOI technologies [IOA 16 ].
Overall, these values demonstrate that state-of-the-art variability performances are achieved for advanced FDSOI technologies.
Finally, Fig. 23 shows that the standard deviation of the series resistance mismatch σ(ΔR sd ) varies typically as the reciprocal device width. As expected, the average value of R sd is also scaling as  SD /W with  SD  400 .µm for 14nm FDSOI technologies. This behavior shows that the normalized series resistance local variability σ(ΔR sd )/R sd is nearly constant, around 15% within 1.5 times variation, as a function of width for this 14nm FDSOI technology in line with 28nm results [IOA 16]. 
Conclusions
We have reviewed the main electrical techniques to characterize the important MOS device parameters and illustrated them by typical results obtained on advanced FDSOI technologies. First, the capacitance-voltage measurements have been employed for the vertical stack characterization of FDSOI structures with HK/MG gate, ultra thin film channel, thin box oxide and back plane substrate. Then, the MOSFET parameter extraction methods have been illustrated, as well as the transport and mobility assessment using various techniques (I-V, magneto-transport). Finally, the methodology to study the local variability of the MOSFET electrical characteristics has been discussed.
